

# MANUFACTURING TEST REQUIREMENT

PA-1450-31LS

PREPARED BY: Joe Liao.

APPROVED BY: TT Huang.

MODEL	REV	Written By	<a href="#">LITE-ON Electronics, Inc.</a>
PA-1450-31LS	A	Joe Liao	SHEET 1 of 12



## Revision History

REV. NO.	ITEM	DESCRIPTIONS OF CHANGE		CHANGED DATE :	REF. DOC. NO.
		BEFORE	AFTER		
X01			INITIAL	2020/11/18	
A			Released	2020/12/03	

MODEL	REV	Written By	LITE-ON Electronics, Inc.
PA-1450-31LS	A	Joe Liao	SHEET 2 of 12

---

CONTENTS

<b>1.</b>	<b>Input / Output Requirement</b>	4
<b>2.</b>	<b>Detail Description:</b>	4
2.1.	Inrush Current	4
2.2.	Rated Current	5
2.3.	Power Factor	5
2.4.	Turn-On Time	5
2.5.	Output Rise Time	6
2.6.	Power Supply Efficiency	7
2.7.	Tiny load & No Load Power Loss	7
2.8.	Output Combine Regulation & Ripple/Noise test	8
2.9.	Dynamic load	9
2.10.	Step Load Test	11
<b>3.</b>	<b>Protection</b>	12
3.1.	Over Voltage Protection	12
3.2.	Over Current Protection	12
3.3.	Short Circuit Protection	12
<b>4.</b>	<b>HI-POT test</b>	12

MODEL	REV	Written By	<b>LITE-ON Electronics, Inc.</b>
PA-1450-31LS	A	Joe Liao	SHEET 3 of 12

## 1. Input / Output Requirement

	MINIMUM	MAXIMUM	NORMAL(RATED)	Input Frequency
LOW RANGE	90VAC	137VAC	100~127VAC	50+/-3Hz
HIGH RANGE	180VAC	265VAC	200~240VAC	60+/-3Hz

DC Output	MIN	MAX	UNIT
20V	0	2.25	A
15V	0	3	A
9V	0	3	A
5V	0	3	A

## 2. Detail Description:

### 2.1. Inrush Current

20V output condition:

Test condition			Design Requirement	
AC input	DC output			
100V/60Hz	+20V		2.25A	
220V/50Hz			No component damage	

15V output condition:

Test condition			Design Requirement	
AC input	DC output			
100V/60Hz	+15V		3A	
220V/50Hz			No component damage	

9V output condition:

Test condition			Design Requirement	
AC input	DC output			
100V/60Hz	+9V		3A	
220V/50Hz			No component damage	

MODEL	REV	Written By	LITE-ON Electronics, Inc.
PA-1450-31LS	A	Joe Liao	SHEET 4 of 12

**5V output condition:**

Test condition		Design Requirement	
AC input	DC output		
100V/60Hz	+5V	3A	No component damage
220V/50Hz			No component damage

### 2.2. Rated Current

Test condition			Design Requirement
AC input	DC output		
90V/47Hz	+20V	2.25A	1.3A(max)
90V/47Hz	+15V	3A	1.3A(max)
90V/47Hz	+9V	3A	1.3A(max)
90V/47Hz	+5V	3A	1.3A(max)

### 2.3. Power Factor

Test condition			Design Requirement
AC input	DC output		
230V/50Hz	+20V	2.25A	REF


### 2.4. Turn-On Time

Test condition			Design Requirement
AC input	DC output		
90V/47Hz	+20V	2.25A	3 sec.(max)
240V/50Hz			
90V/47Hz	+15V	3A	3 sec.(max)
240V/50Hz			
90V/47Hz	+9V	3A	3 sec.(max)
240V/50Hz			
90V/47Hz	+5V	3A	3 sec.(max)
240V/50Hz			

MODEL	REV	Written By	LITE-ON Electronics, Inc.
PA-1450-31LS	A	Joe Liao	SHEET 5 of 12

## 2.5. Output Rise Time

Output voltage transition sequence from 5V to 9V/15V/20V.



Time interval	Description	PD SPEC
<b>T0</b>	Before ADP&KIT CC pin connected	---
<b>T1</b>	ADP&KIT CC pin connected, Vbus turn on delay time	$100 \sim 200\text{mS}$
<b>T2</b>	ADP P-Mos on, Vbus rising to 5V	$T2 < 285\text{ms}$
<b>T3</b>	CC pin communication	---
<b>T4</b>	Vbus rise to System request voltage	$T4 < 285\text{mS}$
<b>T5</b>	Vbus stable	---
<b>T6</b>	Cable plug out, Vbus is falling to 5V+5% (5.25V) regulation	$T6 < 50\text{ms}$
<b>T7</b>	Vbus is falling from Vsaf5V (5.25V) to Vsaf0V_max (0.8V)	$T6+T7 < 100\text{mS}$
<b>T8</b>	End	---
<b>T4/T6</b>	Max slew rate allowed for Positive	Rise $< +30\text{mV/us}$
	Negative voltage transitions	Fall $< -30\text{mV/us}$

MODEL	REV	Written By	LITE-ON Electronics, Inc.
PA-1450-31LS	A	Joe Liao	SHEET 6 of 12



## 2.6. Power Supply Efficiency

20V/2.25A mode:

The adapter efficiency (watts output/watts input) shall be more than DOE:

**87.73%** that is the average value of 25%, 50%, 75% and 100% load.

15V/3A mode:

The adapter efficiency (watts output/watts input) shall be more than DOE:

**87.73%** that is the average value of 25%, 50%, 75% and 100% load.

9V/2A mode:

The adapter efficiency (watts output/watts input) shall be more than DOE:

**85.0%** that is the average value of 25%, 50%, 75% and 100% load.

5V/2A mode:

The adapter efficiency (watts output/watts input) shall be more than DOE:

**78.7%** that is the average value of 25%, 50%, 75% and 100% load.

Average Efficiency Requirement				
AC input	DC output	Requirement	Heat-up 30 minutes	Cold start
115V/60Hz & 230V/50Hz	20V/2.25A	Average	<b>87.73%</b>	<b>86.73%</b>
115V/60Hz & 230V/50Hz	15V/3A	Average	<b>87.73%</b>	<b>86.73%</b>
115V/60Hz & 230V/50Hz	9V/2A	Average	<b>85.0%</b>	<b>84.0%</b>
115V/60Hz & 230V/50Hz	5V/2A	Average	<b>78.7%</b>	<b>77.7%</b>

Note 1: Average Efficiency should be test after **B/I 30 min.**

## 2.7. Tiny load & No Load Power Loss

Test condition		Design Requirement (Pin)		
AC input	DC output	heat-up 15minutes	cold start (idle on)	cold start (idle off)
115V/60Hz & 230V/50Hz	+20V	0.5W	< 1W	<b>&lt; 1.2W</b>
		0.25W	< 0.5W	<b>&lt; 0.65W</b>
115V/60Hz & 230V/50Hz	+15V	0.5W	< 1W	<b>&lt; 1.2W</b>
		0.25W	< 0.5W	<b>&lt; 0.65W</b>
115V/60Hz & 230V/50Hz	+9V	0.5W	< 1W	<b>&lt; 1.2W</b>
		0.25W	< 0.5W	<b>&lt; 0.65W</b>
115V/60Hz & 230V/50Hz	+5V	0W	< 0.10W	<b>&lt; 0.20W</b>

Note 1: Using the Power Meter of YOKOGAWA WT-210.

MODEL	REV	Written By	LITE-ON Electronics, Inc.
PA-1450-31LS	A	Joe Liao	SHEET 7 of 12

Note 2: Define the integral time and input power watt:

a. RD and DQE:

The integral time is 3 minutes, and heat-up 15minutes before test.

b. For 5V mode, the plug should be disconnected with the test tool.

## 2.8. Output Combine Regulation & Ripple/Noise test

Note 1: The ripple/noise voltage of the outputs shall be measured at the pins of the mating output connect.

Note 2: A high frequency  $0.1\mu F$  & a electrolyte capacitor  $10\mu F$  shall be used to terminate each output at the measurement point.

Note 3: The ripple frequencies greater than 1MHz shall be attenuated by the measurement system.

Note 4 : The adapter shall work normally from no load to maximum load.

Test condition		Design Requirement	
AC input	DC output	Item	Spec
90V/60Hz	+20V	0A	Ripple/Noise <350mVp-p Regulation 19.5V~21V
		2.25A	Ripple/Noise <350mVp-p Regulation 19.5V~21V
		0A	Ripple/Noise <350mVp-p Regulation 19.5V~21V
		2.25A	Ripple/Noise <350mVp-p Regulation 19.5V~21V
265V/50Hz		0A	Ripple/Noise <350mVp-p Regulation 19.5V~21V
		2.25A	Ripple/Noise <350mVp-p Regulation 19.5V~21V

Test condition		Design Requirement	
AC input	DC output	Item	Spec
90V/60Hz	+15V	0A	Ripple/Noise <350mVp-p Regulation 15.75V~14.25V
		3A	Ripple/Noise <350mVp-p Regulation 15.75V~14.25V
		0A	Ripple/Noise <350mVp-p Regulation 15.75V~14.25V
		3A	Ripple/Noise <350mVp-p Regulation 15.75V~14.25V
265V/50Hz		0A	Ripple/Noise <350mVp-p Regulation 15.75V~14.25V
		3A	Ripple/Noise <350mVp-p Regulation 15.75V~14.25V

MODEL	REV	Written By	LITE-ON Electronics, Inc.
PA-1450-31LS	A	Joe Liao	SHEET 8 of 12



90V/60Hz	+9V	0A	Ripple/Noise	<350mVp-p	
			Regulation	9.45V~8.55V	
		3A	Ripple/Noise	<350mVp-p	
			Regulation	9.45V~8.55V	
265V/50Hz		0A	Ripple/Noise	<350mVp-p	
			Regulation	9.45V~8.55V	
		3A	Ripple/Noise	<350mVp-p	
			Regulation	9.45V~8.55V	
90V/60Hz	+5V	0A	Ripple/Noise	<350mVp-p	
			Regulation	4.75-5.25V	
		3A	Ripple/Noise	<350mVp-p	
			Regulation	4.75-5.25V	
264V/50Hz		0A	Ripple/Noise	<350mVp-p	
			Regulation	4.75-5.25V	
		3A	Ripple/Noise	<350mVp-p	
			Regulation	4.75~5.25V	


## 2.9. Dynamic load

### For 20V output

Test Items	Output voltage	Input voltage	Slew-rate	Test load	Lenovo Spec
Dynamic Load	20V	100Vac / 240Vac	2.5A/us	On/off= 4ms/6ms On/off=50ms/50ms Dymanic-1: 0.00A ~ 2.25A Dynamic-2: 0.20A ~ 1.50A Dynamic-3: 1.00A ~ 2.25A	18.6V~21.4V (+/-7%)
Dynamic Load (Peak power)	20V	90Vac/47Hz 264Vac/63Hz <i>(cold start)</i>	2.5A/us	On/off=1m/999ms 45W-68W	18.6V~21.4V (+/-7%)

MODEL	REV	Written By	LITE-ON Electronics, Inc.
PA-1450-31LS	A	Joe Liao	SHEET 9 of 12

Below is Peak power test on/off time. X=1ms(Example for 20V)



### For 15V output

Test Items	Output voltage	Input voltage	Slew-rate	Test load	Lenovo Spec
Dynamic Load	15V	100Vac / 240Vac	2.5A/us	0%~90% & 10%~100% On/Off=4ms/6ms, 50ms/50ms(1Hz~5kHz)	13.95V~16.0 5V(+/-7%)
Dynamic Load (Peak power)	15V	90Vac/47Hz 264Vac/63Hz <i>(cold start)</i>	2.5A/us	On/off=1m/999ms 45W-68W	13.95V~16.0 5V(+/-7%)

### For 9V output

Test Items	Output voltage	Input voltage	Slew-rate	Test load	Lenovo Spec
Dynamic Load(IEC requirement)	9V	100Vac / 240Vac	2.5A/us	0%~90% & 10%~100% On/Off=4ms/6ms, 50ms/50ms(1Hz~5kHz)	8.37V~9.63V (+/-7%)
Dynamic Load (Peak power)	9V	90Vac/47Hz 264Vac/63Hz <i>(cold start)</i>	2.5A/us	On/off=1m/999ms 27W-40.5W	8.37V~9.63V (+/-7%)

MODEL	REV	Written By	LITE-ON Electronics, Inc.
PA-1450-31LS	A	Joe Liao	SHEET 10 of 12

**For 5V output**

Test Items	Output voltage	Input voltage	Slew-rate	Test load	Lenovo Spec
Dynamic Load(IEC requirement)	5V	100Vac / 240Vac	2.5A/us	0%~90% & 10%~100% On/Off=4ms/6ms, 50ms/50ms(1Hz~5kHz)	4.1V~5.5V
Dynamic Load(Peak power)	5V	90Vac/47Hz 264Vac/63Hz <b>(cold start)</b>	2.5A/us	On/off=1m/999ms 15W-22.5W	4.1V~5.5V

**2.10.Step Load Test**

Test condition					Design Requirement
AC input	OUTPUT VOLTAGE	Load	Slew rate	On/off time	Vo
90V/60Hz & 265V/50Hz	20V	0 ~ 1A 1 ~ 2A 2 ~ 2.25A	Rise time:100us (=Slew Rate:0.01A/uS)	0.5ms/0.5ms <b>(1KHz)</b>	+19.5 ~ +21V
	15V	0 ~ 1A 1 ~ 2A 2 ~ 3A			+14.25 ~ +15.75V
Test condition					Design Requirement
90V/60Hz & 265V/50Hz	9V	0 ~ 1A 1 ~ 2A 2 ~ 3A	Rise time:100us (=Slew Rate:0.01A/uS)	0.5ms/0.5ms <b>(1KHz)</b>	+8.37~ +9.63
	5V	0 ~ 0.75A 0.75 ~ 1.5A 1.5 ~ 2.25A 2.25 ~ 3A			+4.4 ~ +5.45V

MODEL	REV	Written By	LITE-ON Electronics, Inc.
PA-1450-31LS	A	Joe Liao	SHEET 11 of 12

### 3. Protection

#### 3.1. Over Voltage Protection

NOMINAL OUTPUT VOLTAGE (V)	OVER VOLTAGE
	MAX.
20V	26V
15V	19.5V
9V	11.7V
5V	6.5V

The power supply is latched and power on reset is required

#### 3.2. Over Current Protection

Test condition		Design Requirement(range)
AC input	DC output	
90V/60Hz	Auto	4.5 A max (both for 20V/15V/9V/5V)
100V/60Hz		
240V/50Hz		
264V/50Hz		

The power supply will be **shut down and auto-restart**.

#### 3.3. Short Circuit Protection

Test condition		Design Requirement
AC input	DC output	
90V/60Hz	Short output terminal of DC plug + and - .	.No damage shall occur.
100V/60Hz		.Shutdown and Auto-recovery
240V/50Hz		.Output RMS power < 5W
264V/50Hz		

The power supply will be **shut down and auto-restart**.

### 4. HI-POT test

Apply DC 4242V on primary to secondary 1sec. No component, no arcing, no noise, and the cut off current shall below 10mA.

PRI to SEC : 4242VDC (Actual Output Voltage)/1mA/1SEC.

MODEL	REV	Written By	LITE-ON Electronics, Inc.
PA-1450-31LS	A	Joe Liao	SHEET 12 of 12